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Abstract. The paper describes the hardware and software components
of the Intel Paragon XP/S system, a distributed memory scalable mul-
ticomputer. The Paragon processing nodes, which are based on the In-
tel i860 XP RISC processor, are connected by a two-dimensional mesh
with high bandwidth. This new interconnection network and the new
operating system are the main dierences between the Paragon and its
predecessor, the iPSC/860 with its hypercube topology. The paper rst
gives an overview of the Paragon system architecture, the node archi-
tecture, the interconnection network, I/O interfaces, and peripherals.
The second part outlines the Paragon OSF/1 operating system and the
program development environment including programming models, com-
pilers, application libraries, and tools for parallelization, debugging, and
performance analysis.
1 Introduction
The Paragon, which was rst delivered in September 1992, is a product of Intel
Corporation's Supercomputer Systems Division. As its predecessors, the proto-
typical Touchstone Delta system and the iPSC/860, the Paragon is a scalable
distributed multicomputer. Its nodes are also based on Intel's i860 RISC pro-
cessor and it also primarily supports message-passing as a programming model.
The most signicant dierences between the Paragon and the iPSC/860 with its
hypercube topology are the new fast rectangular interconnection network and
the new OSF/1 based operating system.
This paper intends to give a tutorial survey of the Paragon hardware and
software architecture. At the time of writing (April 1993), more than 25 Paragon
systems have already been delivered to customers. The system, however, is still
under development. This is especially true for the operating system, the rst
commercial version of which will be available in May, 1993. The rst release of
the complete operating system is announced for fall 1993. At this time most of
the hardware features and tools for software development will also be available.
As it is dicult to give a valid description in such a fast changing situation, we
chose to describe the Paragon system as it will exist in late 1993. The features
which are currently missing are listed in a separate chapter.
2 System architecture
The Paragon's processing nodes are arranged in a two-dimensional rectangular
grid. The memory is distributed among the nodes. The system contains nodes
for three dierent tasks: compute nodes, service nodes, and I/O nodes. Com-
pute nodes are used for the execution of parallel programs; service nodes oer
the capabilities of a UNIX system, including compilers and program development
tools, thus making a traditional front-end computer unnecessary; and I/O nodes
are interfaces to mass storage or external networks. All nodes are uniformly in-
tegrated in the interconnection network. The network provides fast routing of
messages. The bandwidth between two nodes is 200MB/s in each direction, vir-
tually independent of the distance between the nodes. The communication uses
wormhole routing with a deterministic routing algorithm. The start-up latency
for a message issued by a program written in a high-level language is 30s.
Mass storage devices and external networks are attached to special I/O
nodes. Disk arrays (RAIDs) having a capacity of 4.8GB each provide inter-
nal disk space. They are built into the Paragon cabinets; each one is connected
to a single I/O node with 5MB/s bandwidth. For external disks, tapes, and
networks SCSI-1, HiPPI, and Ethernet interfaces are available. A built-in Di-
agnostic Workstation is used for diagnostics and for booting the system. It is
connected to the nodes by a separate network.
Each Paragon cabinet has a footprint of 56 107 cm, and can contain 64
nodes, each on a separate board, and up to 8 RAIDs or 6 RAIDs plus the
Diagnostic Workstation. A full cabinet has a power consumption of about 5kW;
the system is air-cooled. Intel oers Paragon systems with up to 1024 nodes.
2.1 Node architecture
Compute nodes, service nodes, and I/O nodes are all realized by the same Gen-
eral Purpose (GP) node hardware (cf. Fig. ??). All components of the GP node's
compute and network interface parts are connected by a 32-bit wide address bus
and a 400MB/s 64-bit wide data bus.
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Fig. 1. Paragon node components
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Compute part. The compute part includes an Intel i860XP microprocessor,
whose clock speed is 50MHz (20ns per cycle), and 16 or 32MB of memory. The
memory is constructed from 4Mbit, 60ns DRAM chips. It is organized in two
banks and has single-bit error correction and double-bit error detection. The
peak speed of data transfer between the memory and the processor caches is 64
bits per cycle, i.e. 400MB/s.
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Fig. 2. Components of the Intel i860 processor (from [12])
The i860XP is a fast compute-oriented RISC processor in 0.8 micron CMOS
technology and contains more than 2.5 million transistors (cf. Fig. ?? and [?]).
Address paths are 32 bits wide, and data paths are 32, 64, or 128 bits wide.
Besides the RISC core, it has two 16KB caches, one for data and one for instruc-
tions, and two integrated vector pipelines for 32-bit and 64-bit IEEE oating-
point add and multiply. Furthermore, it has an on-chip memory management
unit supporting the caches and virtual memory. Page sizes are 4KB and 4MB;
the Paragon operating system uses only the small pages.
The data cache and the oating-point registers are connected by a 128-bit
wide data path, enabling a data rate of 128 bits per cycle or 800MB/s. As the
pipelines can work simultaneously and the adder can deliver one result every
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clock cycle and the multiplier one result every two clock cycles the theoretical
peak performance of the i860XP is 75MFLOPS (64-bit arithmetic).
Remark. Practice has shown that programming the i860 is rather dicult. On
the i860XR, which is used in the iPSC/860 and has a clock frequency of 40
MHz and smaller caches, code generated by the Fortran compiler seldom exceeds
5MFLOPS even when it vectorizes well, whereas assembler routines may run
at nearly 40MFLOPS [?]. For the i860XP, up to 10MFLOPS for pure Fortran
code and more than 40MFLOPS for assembler code can be expected. LINPACK
performance for the solution of a 100  100 dense system of linear equations is
22MFLOPS.
Network interface part. The interface to the interconnection network con-
sists of a message processor, a network interface controller, and two Direct
Memory Access (DMA) controllers. The message processor is a second i860XP
processor operating in parallel and sharing the memory with the application
processor. Its task is to perform the details of inter-node communication and to
provide global communication functions. Thus the application processor is not
interrupted by message-passing operations; context switching and code turbu-
lence and draining of the oating-point pipelines are avoided.
For outgoing messages, the message processor splits longer messages into
packages, adds protocol information, and initiates the transfer. Incoming mes-
sages are autonomously received and the application processor is informed when
a message has completely arrived in memory. The message processor also han-
dles global operations independently including broadcast to and synchronization
of a group of nodes as well as reduction operations on integer, oating-point or
logical operands (e.g. global sum, global minimum, global and). The program
executed by the message processor ts in its instruction and data caches, thus
keeping the start-up latency for communication low.
The actual transmission of data between the memory and the network is
eectuated by a special Network Interface Controller (NIC). It is assisted by
two DMA controllers, one for inbound and one for outbound messages, which
can operate in parallel. This aggregate provides a bandwidth of 200MB/s for
trac in each direction.
Additional hardware. The Paragon GP node contains a data capture chip
(RPM) that non-intrusively collects node performance data by monitoring bus
activities. The data are read by the message processor and transmitted to a
service node through the interconnection network. They are made available to
the user through the Performance Visualization System (iPVS).
Furthermore, every GP node is equipped with an expansion port. On I/O
nodes, this is used to attach a special I/O interface card.
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2.2 Interconnection network
The Paragon has two communication networks: the high-speed data network
and the diagnostic network. The diagnostic network is used for booting and
diagnostics. It conforms to the IEEE 1149.1 JTAG specication [?]. This imple-
ments serial scan strings which provide access to the various Paragon hardware
components.
The data network is the main communication vehicle between all nodes. For
its topology, Intel has chosen a 2-dimensional mesh (cf. Fig. ??). It is constructed
from Paragon Mesh Routing Chips (iMRCs) which are connected by high-speed
channels. The channels are 16 bits wide and support a bandwidth of 200MB/s.
To each iMRC, one node may be attached. The iMRCs can, however, route
messages autonomously and are independent of the attached node, and in most
Paragon systems there is a number of iMRCs which have no node attached to
them. Routers and channels are combined into backplanes carrying 16 routers
(4 rows and 4 columns). Four of these active backplanes accomodate the nodes
of one cabinet.
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Fig. 3. Paragon interconnection network
The Paragon Message Routing Chip (iMRC). The iMRC is a message
routing chip with 5 input and 5 output channels. One input and one output
channel are connected to each of the 4 neighbouring nodes (east, west, north,
south). The last pair of channels is connected to the Network Interface Con-
troller (NIC) on the attached node. A 16-bit buer on the iMRC is assigned to
every input channel. The iMRC can route a 16-bit quantity of data from an
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input buer to any output channel. If the direction does not change, it takes
40 ns to make an individual routing decision and to close the resulting switches.
The iMRC hardware supports broadcasting by automatically routing a message
to all nodes in the rectangle between the sending and the receiving nodes.
Wormhole routing. The unit to be transmitted between nodes is one packet.
The message processor on the node partitions the messages into packets of 8 to
1984bytes (user controlled, default 1024bytes); it also adds the necessary routing
information to the packets and controls the transmission of packets between the
network and the node.
Wormhole routing has been introduced as a fast switching technique for di-
rect networks by Seitz and Dally [?, ?] to combine a pipelined transmission of
packages with low storage requirements on the routers. In wormhole routing a
packet is divided into a sequence of its (ow control digits). The it size in the
Paragon system is 16bits. A it can be transmitted between adjacent routers in
parallel in a single step.
The header its of a package determine its path in the network. As the
header advances along the specied route, the remaining its follow in a pipelined
fashion. When the header is blocked, because a channel that it wants to use
is already in use by another packet, the whole pipeline stops. The sequence
of its remains in place, i.e. in the input buers of the router chips until the
requested channel is free. A packet's header thus reserves a path for its packet,
and the individual channels are owned by the packet until the last it has been
transmitted.
The pipelined nature of wormhole routing makes network latency nearly in-
dependent of the distance between the sending and the receiving node, at least
for longer messages. Furthermore, it requires only very small buers on the
routers. As it is dicult to synchronize a large network, synchronization is re-
placed by a handshake protocol between neighbouring routers. To implement
such a self-timed network the Paragon uses a request line and an acknowledge
line in addition to the data lines of each channel.
A serious problem with wormhole routing is deadlock. It can easily occur
because packets travelling through the network constantly request new resources
(channels) while occupying others. Deadlock is avoided by selecting adequate
routing algorithms. The Paragon uses a simple but eective approach: messages
are rst sent in the horizontal direction and then in the vertical direction. A
change of direction is allowed only once on the path. This algorithm is minimal
(it uses a path of minimal length) and deterministic (as opposed to adaptive
algorithms which can take collisions into account and make detours).
In detail, routing on the Paragon works as follows. A packet has two header
its containing the orientation of the path and the number of intermediate hops
to be passed. The rst it contains the orientation and the number of hops in
the horizontal direction. After deciding at the sending node whether to go left
or right, the it proceeds from router to router being decremented by one at
every router it passes. When its value is zero, the rst header it is stripped o,
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the direction is changed to vertical, and the second it is used to determine the
orientation and the number of hops to the destination.
Network performance. The bandwidth of each channel is 200MB/s. This
gure is virtually independent of the path length for longer messages. The start-
up time for a message is 30 s. This time is mainly used by the sending and
the receiving nodes, e.g. for forming packets, adding routing information, re-
combining the packages, etc. The bisection bandwidth of the Paragon with fully
equipped backplanes is 400
p
nMB/s (n number of nodes). This is a great advan-
tage over the iPSC/860 that uses a circuit-switched network with a hypercube
topology and has a bisection bandwidth of 2:8nMB/s. For 128 nodes, this means
4500MB/s for the Paragon vs. 358MB/s for the iPSC/860.
2.3 I/O and mass storage
Specialized I/O nodes located anywhere in the processor network act as inter-
faces between the processing nodes on one side, and mass storage and external
networks on the other side. Their number is in principle arbitrary and does
not depend on the number of compute and service nodes. An I/O node is built
from a regular GP node by plugging a specialized adaptor card into the node's
expansion port.
For dierent I/O requirements, two types of I/O nodes are available: the
MIO node and the HiPPI node. The MIO node provides a SCSI-1 interface
(5MB/s, e.g. for internal disk arrays), an Ethernet interface (10Mbit/s), and
a V24 interface. The HiPPI node (100MB/s) consists of two physical nodes; it
serves to attach external disk arrays or frame buers as well as FDDI networks
(100Mbit/s).
Every I/O request issued by a node is serviced by an I/O node. When, for ex-
ample, a program requires data from a disk le, the data are read and buered by
the I/O node to which the physical device is attached, and are transferred to the
requesting node via the interconnection network. All this happens transparently
to the user program.
The primary mass storage systems of the Paragon are disk arrays (RAIDs)
which are integrated in the Paragon cabinets. Each disk array has its dedicated
MIO node to which it is connected via the SCSI interface. The RAIDs consist of
ve 3.5-inch commodity disk drives with a capacity of 1.56GB each, which hold
the data and parity information. The data are striped bytewise over the disks. In
total one disk array can accomodate 4.8GB of data. The RAID controller oers
Levels 3 and 5 RAID functionality. In the event of a drive failure, the Paragon
operating system, together with the controller, provides routines to rebuild the
data. The le system remains intact and can be used while the reconstruction is
performed.
In addition to the internal disk systems, connections and services to support
external disk storage and backup systems are also available for the Paragon,
including HiPPI, FDDI, and UniTree. Furthermore, there is a QIC-150 streamer
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on the Diagnostic Workstation, and another internal 4 mm streamer tape can
be attached to an MIO node.
Remark. For a medium size Paragon conguration with, for example, 140 com-
pute nodes and a theoretical peak performance of 10 GFLOPS, Intel recommends
four RAID systems, each attached to one MIO node. According to an optimistic
estimate, one MIO node can sustain a bandwidth of 5MB/s. Thus the I/O
bandwidth of the whole system would be 20MB/s. Divided by the number of
nodes, this yields 140KB/s for a single node. This rate is very low compared to
the oating point performance of 10 to 20MFLOPS per node usually achieved
by well tuned applications. As all the I/O trac has to go through the inter-
connection network with its 200MB/s bandwidth concurrently to the ordinary
message-passing, a simple increase in the number of MIO nodes with additional
RAID systems will probably not alleviate the problem for large systems. The
situation can even be aggravated if virtual storage that is oered by the operat-
ing system is actually used by programs and increases the I/O load. So the I/O
performance may prove to be a major bottleneck of the Paragon.
2.4 Fault tolerance
The strategy on the Paragon for achieving a certain level of fault tolerance is
twofold: there are several means for online diagnostics on one hand, and there
are ways of concurrent repair and operation on the other hand.
A separate diagnostic network controlled by a Diagnostic Workstation moni-
tors important system components including CPUs and memories on the nodes,
iMRCs, I/O interfaces, and power supplies. The Diagnostic Workstation is also
used for booting the system. Online diagnostics can test groups of nodes with-
out disturbing the computational activities of other nodes. The interconnection
network provides error detection capabilities in both hardware and the message-
passing protocols.
When a fault has been detected in a node, a disk array, or a communcation
component, the system administrator can recongure the system so that the rest
of the machine can still be used. A faulty node is marked so that it is no longer
allocated to users. This does not aect the communication network, since the
mesh routing chip to which the node is attached can continue operation. The
system must, however, be powered down, when the node is replaced. In case
of a faulty disk in an internal RAID system the disk can be replaced during
operation of the rest of the machine and the contents of the disk can be rebuilt
online while normal disk I/O goes on.
3 Operating system
The Paragon operating system was designed to provide an application interface
compatible with the OSF/1 operating system developed by the Open Software
Foundation [?], the NX message-passing interface compatible with the iPSC/860,
and a parallel le system extending the Concurrent File System of the iPSC/860.
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3.1 Paragon OSF/1
To realize the application interface an \Advanced Development" multiproces-
sor version of OSF/1, called OSF/1AD, was developed. Like OSF/1, OSF/1AD
is based on the Mach 3 microkernel developed at Carnegie Mellon University
[?]. However, to support an environment without shared memory, the NORMA
(NO Remote Memory Access) version is used. The Paragon operating system
architecture is shown in Fig. ??.
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Fig. 4. Paragon OSF/1 operating system architecture
The Mach kernel provides threads, tasks, and ports as key mechanisms for
building higher-level system services. These mechanisms are not usually directly
exposed to the user. A thread constitutes a basic unit of execution. A task is a
virtual address space in which a set of related threads execute with protected
access to system resources. Threads can be executed concurrently with other
threads, even within the same task. The conventional notion of a process is,
in Mach, represented by a task with a single thread of control. Communication
between tasks is based on a client/server system structure in which tasks (clients)
access services by making requests of other tasks (servers) via messages sent over
a communication channel called port (Inter Process Communication, IPC). A
port is a unidirectional channel consisting of a queue holding messages managed
and protected by the kernel. A task holds rights to these ports that specify its
ability to send or receive messages. Only one task can hold the receive right for
a port.
Each Paragon node runs the microkernel that supports basic system services.
An OSF/1 server, implemented outside the kernel, runs on every node and pro-
vides access to all OSF/1 services including process management, le system,
and network access.
In addition, an emulation library is linked to an application, implementing
those parts of the operating system that can be executed in the same task as
the UNIX process. There are three kinds of operations:
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{ Those which can be performed completely locally to the task, such as re-
turning the process identier.
{ Those which use Mach services directly, such as creating a new thread.
{ Those which call on the OSF/1 server.
These OSF/1 servers and libraries cooperate to oer the view of a single
UNIX-like system to the user.
The NX interface provides a superset of the NX/2 message passing-interface.
Applications use the fast kernel-level NX interface rather than the microkernel
IPC for message-passing.
The Paragon OSF/1 supports virtual memory on all nodes.
File systems. The Paragon OSF/1 le system is based on the Berkeley 4.3
Virtual File System (VFS). VFS provides an abstract layer interface to dierent
UNIX le system types, especially to the UNIX File System (UFS) and to the
Network File System (NFS). UFS is compatible with the Berkeley 4.3 Tahoe re-
lease. On top of the VFS, which is a single-processor le system, the Distributed
File System (DFS) has been built. This provides a common logical view of the
le system structure for every process on every node. There is only one global
directory tree which transparently combines local le systems of RAID disks and
NFS mounted le systems.
In addition to its support for UNIX-type le systems, the Paragon operating
system oers the Parallel File System (PFS), which provides le services at high
data transfer rates by striping les across multiple I/O nodes and their attached
RAID systems. PFS can be used with standard OSF/1 system calls and com-
mands. For parallel applications there are also parallel I/O system calls including
those of the Concurrent File System (CFS) that exists on the iPSC/860.
The UniTree client interface is available for access to servers for le exchange
as well as backup and restore.
Single system image. A single system image across the multicomputer system
for management of processes, les, user authorization, accounting, etc. is realized
by scalable services which integrate the individual services of all nodes. For
example, users are able to obtain status information regarding all processes in
the system using the ps utility, killing a process is possible wherever the process
may be. The DFS allows all I/O devices to be equally accessed from any node.
The system is managed as a conventional one-processor system.
3.2 Partitioning and scheduling
The Paragon operating system allows the processor mesh to be divided into sets
of nodes, called partitions. Partitions provide a means of restricting access to
portions of the mesh for particular users or types of jobs and a way to specify
dierent scheduling characteristics on dierent portions of the machine. In prin-
ciple, a partition may comprise any arbitrary set of nodes. At least the following
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partitions which are established by the system administrator must always be
present (cf. Fig. ??):
I/O nodes service partition
compute partition
user subpartitions
Fig. 5. Paragon partitions
{ The root partition; this consists of all the nodes in the machine.
{ The service partition; this supports general user services, such as editors,
compilers and UNIX shells. Operating system services, such as the le server,
are physically located on service nodes. Load levelling is supported within
the service partition by automaticallymoving processes to less loaded nodes.
{ The compute partition; this consists of the majority of the nodes in the
system. Here the users' parallel applications are executed. The compute par-
tition is hierarchical; i.e. it may be divided into subpartitions, which them-
selves may have subpartitions and so on. Subpartitions may also overlap.
Subpartitioning of the compute partition can be done by the system admin-
istrator as well as by the user.
The I/O nodes can be grouped into an I/O partition. Normally, however,
these nodes are added to the service partition.
Subpartitions are dened by specifying the parent partition from which to
allocate the nodes, the specic nodes to allocate, access permissions, and the
scheduling characteristics of the partition. Attributes similar to the UNIX le
system modes control the access to partitions (for user, group, all):
{ r allows the subpartitions of a partition to be displayed,
11
{ w allows the attributes of the partition to be changed and to create and
remove subpartitions, and
{ x allows applications to run in the partition.
If access permissions or scheduling characteristics are not explicitly assigned they
are inherited from the parent partition.
Depending on the type of the partition, dierent scheduling mechanisms are
available. In the service partition, processes are scheduled in the usual UNIX-
style timesharing mode, in which they run for a short period of time (typically
100 ms) or until they issue a blocking system call.
Parallel applications will usually run in the compute partition and will there
be scheduled according to the gang scheduling mechanism. In this model all the
processes which make up an application are scheduled at once on all the nodes
on which the application has been loaded. The application will run until the end
of its roll-in quantum, at which time the system will determine whether there
is another application with equal or higher priority ready to run. Applications
are not rolled out, when they issue system calls. Therefore asynchronous, i.e.
non-blocking, I/O is provided. As the paging facilities of the operating system
are used to page an application in and out, small applications need not be moved
between disk and memory. The roll-in quantum is an amount of time specic of
the partition and will be in the range of several minutes. Applications in over-
lapping partitions are always scheduled in a way such that only one application
runs on any single node at one time.
In the compute partition, an additional scheduling mechanism is available,
called tenniscourt scheduling. This allows a xed timeslot in a partition to be
reserved for a specic application. When on a single node more than one process
is associated with an application, this set of processes is scheduled by the normal
UNIX scheduling, while the application is active.
Remark. Subpartitioning of the compute partition together with gang schedul-
ing and the Network Queueing System (NQS) provide a exible and eective
means to manage a workload of jobs with dierent resource requirements. It
will, for example, be possible to create separate subpartitions for jobs requesting
dierent numbers of nodes. To accomodate both long and short running jobs uti-
lizing a large portion of the machine, gang scheduling with long time-slices seems
to be a good choice as it avoids both frequent context switching and waiting for
messages from other processes which are currently inactive.
3.3 System access and accounting
The user can develop and run parallel applications on the Paragon system ei-
ther interactively with remote login facilities or by submitting batch jobs. The
Paragon appears as a stand-alone UNIX system on the network connected to
his workstation. After login, the user is running his shell somewhere in the ser-
vice partition. Although some cross development tools are oered, the Paragon
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requires no front-end, neither for program development nor for system adminis-
tration.
The Paragon utilizes the Multi-User Accounting, Control, and Scheduling
(MACS) system developed by the San Diego Supercomputer Center to manage
the system resources and the Network Queueing System (NQS) developed at
NASA Ames to manage batch jobs. It provides exible, automated job schedul-
ing schemes for assigning system resources. MACS allows simultaneous batch
and interactive scheduling and control, using separate partitions for each. The
scheduler allows jobs to be executed from the NQS queues. The system ad-
ministrator species for each queue the number of nodes, the priority, and the
number of jobs permitted to wait for execution. MACS can monitor and account
for system resource usage, e.g. number of nodes and execution time of the job,
producing data for analysis and reporting purposes. MACS includes facilities
for automatic or selective preemption of jobs that have exceeded their resource
allocations.
3.4 Message-passing
Processes in parallel applications use several facilities both in hardware and in
software to exchange information. As mentioned earlier, these include the mes-
sage processor, a second i860 processor on every node. The message processor
shares memory with the application processor, and the two processors communi-
cate with each other via shared variables. When the application processor wants
to make a message-passing call, it places the parameters into these variables.
The message processor regularly polls them and executes the call when it nds
the information. The basic message-passing software, which, e.g. packetizes the
messages and controls the transfer, runs on the message processor at the kernel
level and can directly address the hardware. Thus, the involvement of the OSF/1
operating system in message-passing is minimal keeping the startup latency low.
Outgoing messages are sent directly out of the process memory. For incoming
messages, a system buer is provided on every node. It contains a distinct buer
for each node in the Paragon system. Every sending node knows the status of its
associated buers on all receiving nodes. A process sends the rst packages of a
message into this buer. As soon as a receive is posted, the message processor
will transfer the data into process memory, thus freeing space for subsequent
packages. It will also inform the application processor when the message has
completely arrived by setting a shared variable. If a receive has been posted
before the message arrives, the packets go directly to the process memory. The
various buer sizes can be selected by the application.
4 Program development environment
Diverse programming models are supported by the Paragon system's develop-
ment environment. A broad range of programming languages, optimized mathe-
matical libraries, and a set of tools assisting the user to create new applications
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or to port existing codes are available from Intel or as third party products. Most
tools can be used on the Paragon service nodes or as cross-development tools
on Silicon Graphics and Sun workstations. Several components of the Paragon
system's development environment have been ported from the iPSC/860.
4.1 Programming models
The Paragon system supports several programmingmodels. Besides the message-
passing model, which is basic for most distributed memory multicomputers and
is also the Paragon's primary programming model, the Paragon supports the
data parallel model through High Performance Fortran (HPF) and the shared
memory model through Shared Virtual Memory (SVM).
Message-passing. In this programming model independent processes are run-
ning asynchronously. They communicate by explicit message-passing. Messages
are also used to synchronize processes. On the Paragon, several processes be-
longing to one application can run concurrently on one compute node.
In principle, the processes can be totally dierent programs. The most com-
mon programming style, however, is the Single Program Multiple Data (SPMD)
style where the same program runs on each node in the application, but each
node works on only part of the data. For perfectly parallel problems, each pro-
cess can do its work without access to data held by other processes. For other
types of problems, the processes must exchange data with each other to do their
work. Another popular programming style is the manager/worker concept. One
manager process starts several worker processes and assigns them their tasks.
As soon as a worker process has nished its task it reports to the manager which
accepts and interprets the results and assigns it a new task.
Data parallel. For the data parallel programming model, Intel provides High
Performance Fortran (HPF) [?], an extension to Fortran 90. Parallelism is ex-
pressed in the program by array operations. Data distribution directives describe
how arrays are to be distributed to the parallel processes. The programmer
also species a mesh of processes which is then mapped to the real hardware.
The compiler takes responsibility for inserting the explicit communication in-
structions required for running the code on a distributed memory system. The
amount of communication and load balancing is determined by the mapping of
data to processes. Each process is responsible to perform the computation for its
assigned data. Therefore, the programmer can control the communication costs
and load balancing with the help of the distribution directives. HPF provides two
important benets for the parallel programmer: a familiar programming model
and portability by machine-independent specication of the data distribution.
Shared memory. The Paragon system also incorporates Shared Virtual Mem-
ory (SVM) [?] that allows building parallel applications in which data are logi-
cally shared between processes on one or more nodes. The distributed physical
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memory forms a uniform global address space accessible on every node. There is
no need of explicit message-passing. This facility simplies the porting of large
application programs but will not usually yield the performance obtainable by
using the message-passing routines directly. On the Paragon, SVM can be used
via the standard UNIX System V shared segment interface. Shared segments
can be mapped into the virtual address space of dierent processes.
4.2 Message-passing libraries
The message-passing programming model is widespread, and many message-
passing libraries have been developed. Some of these are related to a special
distributed memory machine, e.g. Intel's NX message-passing library. Others
are portable in a sense that they allow the user to specify processes and inter-
process communication in a machine-independent way.
NXmessage-passing library. The Paragon OSF/1 operating system includes
the NX message-passing library which is known from the iPSC series. Some ex-
tensions are supported on the Paragon including the possibility of allocating
more than one process of a parallel application to a node. Synchronous (csend,
crecv) and asynchronous (isend, irecv) messages, as well as messages produc-
ing interrupts (hsend, hrecv) are supported. Additionally, global operations for
performing operations that use data from every node, e.g. for a global sum, are
available.
Other message-passing libraries. Portable message-passing libraries on the
Paragon include PVM of Oak Ridge National Laboratory, EXPRESS of Parasoft,
PARMACS of the Gesellschaft fur Mathematik und Datenverarbeitung (GMD),
and TCGMSG of Argonne National Laboratory.
4.3 Languages and compilers
The Paragon system oers a set of programming languages. The languages are
interoperable, allowing compiler output to be linked irrespective of the source
language. Compiler switches allow dierent code generation strategies (e.g. scalar
code, software pipelined loops, and vector code) to be selected, as well as dierent
optimizations (e.g. scalar optimization, loop transformation, and cache manage-
ment). The compilers exploit the advanced hardware features of the i860, such
as dual instruction mode, dual operation instructions, and the arithmetic and
load pipelines. They were originally developed for the iPSC/860 and have been
adapted to the Paragon.
Fortran 77 and High Performance Fortran. Version 4.0 of the Paragon
Fortran 77 compiler for Paragon OSF/1 is available. Compilation can be per-
formed on the service nodes and using the cross compiler on Sun or SGI work-
stations. A precompiler for HPF, called xHPF, has been announced by Applied
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Parallel Research. It takes as input a subset of Fortran 90 with HPF directives
and produces a Fortran 77 program with embedded calls to a communication
library.
C, C++, and Ada. Version 4.0 of the Paragon optimizing C compiler for
Paragon OSF/1 is available on the service nodes and as cross compiler on Sun
or SGI workstations. For object oriented programmingParagon C++ is available
which is based on the AT&T cfront preprocessor which translates C++ into C.
For the installation of this compiler a license of AT&T is necessary. An Ada
compiler for Paragon OSF/1 is also available.
4.4 Program development tools
The tools available on Paragon are based on the Tools Application Monitor
(TAM). This is a per-node, per-application server for tools that perform applica-
tion process monitoring on the Paragon system. Figure 6 shows the co-operation
of the program development tools.
Program analysis and restructuring. For the parallelization step Applied
Parallel Research has developed the FORGE 90 parallel CASE tools [?], a set of
interactive tools for parallel programming. These tools help the user to convert
sequential Fortran programs into parallel programs and to design and implement
new parallel algorithms. FORGE 90 is an analytical tool for understanding the
concept and structure of sequential Fortran programs and supports the user in
program restructuring and parallelization. FORGE 90 is available on the Paragon
as a third party product.
Debugging. The Interactive Parallel Debugger (IPD) is a source-level debugger
for large parallel application programs written in Fortran, C, or Assembler. The
IPD allows context debugging to access and control selected groups of processes
spread across multiple nodes. The IPD has a data reduction mechanism and
facilities to examine the message-passing events and structures. Breakpoints can
be set in some or all of the application's processes. The current version of the IPD
on the Paragon is the same as the one available on the iPSC/860. An enhanced
version, the IPD GUI supports a graphical user interface based on Motif.
Performance analysis. The runtime proling tool prof860, which is a special
version of the UNIX proler prof for the Intel i860 processor, can be used to
analyze an application program. By specifying a compiler switch, proling data
are collected on every node during the run. These are presented in tables and
provide the user with information about the number of subroutine calls and the
execution time of these routines.
For performance tuning of large parallel applications Intel has developed the
Performance Visualization System (iPVS). It uses the hardware performance
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monitor RPM on each compute node, to collect data on runtime hardware per-
formance and to provide low-overhead collection of software events. The user can
control the data collection through compiler switches. The results can be pre-
sented in tables, graphs, or bar charts. Furthermore, the Paragon's front panel
animation of the message-passing trac and node activity can also be viewed in
more detail on a workstation.
For software-based performance monitoring of applications, the Paragon of-
fers a tool built on the ParaGraph display system developed at the Oak Ridge
National Laboratory. This system presents an animation of the execution of
parallel applications as derived from trace information gathered during program
execution. In addition, the user can request graphical summaries and statistical
analyses of overall program behaviour in a variety of display formats. ParaGraph
which uses Motif replaces the Performance Analysis Tools (PAT) which are pro-
vided on the iPSC/860 for identication of time intensive parts in an application
program.
Utilities. A parallel make utility, pmake, that maintains up-to-date versions of
target les and performs shell programs in parallel, is available on the Paragon.
It is an extension of GNU make. The pmake command updates multiple target
les in parallel. Parallel execution may occur either in the service partition or
the compute partition. In the service partition, pmake relies on process migra-
tion and load balancing to ensure ecient parallel execution. In the compute
partition, pmake places commands on the available nodes within a partition and
executes as a parallel application.
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4.5 Optimized mathematical libraries
To ease the process of porting software to the Paragon and to provide means
of exploiting the machine's computational power, Intel oers several libraries of
mathematical routines, both node libraries with sequential routines and parallel
libraries.
Node libraries. As the Paragon Fortran compiler does not always produce
code that makes the most of the i860 processor, it is mandatory in order to
achieve high node performance to employ optimized library routines, at least for
the mathematical kernels of the applications.
The main library for this purpose is the Basic Math Library, an implementa-
tion for the i860 processor of the CLASSPACK Basic Math Library from Kuck
and Associates. It contains the Basic Linear Algebra Subroutines (BLAS) Lev-
els 1, 2, and 3 and also several FFT routines and solvers for tridiagonal and
pentadiagonal linear systems. The Basic Math Library forms the basis for other
libraries such as the public domain Linear Algebra PACKage (LAPACK) [?]
that contains routines for the solution of dense linear systems and eigenvalue
problems or for general commercial libraries like the NAG library.
The Signal Processing Library (SEGlib) includes a collection of signal pro-
cessing routines that are compatible with the SEGlib Seismic Subroutine Stan-
dard Library.
The performance of the routines in the Basic Math Library ranges from 10
to over 40MFLOPS (64-bit arithmetic). First timings for some BLAS routines
gave the following results (MFLOPS, 64-bit arithmetic).
n daxpy ddot dgemm
100 17.5 29.2 41.5
300 21.2 34.8 43.1
500 21.9 40.7 44.0
Parallel libraries. Intel has developed the ProSolver software package for the
solution of large systems of linear equations. The matrices can be stored either on
disk or in local memory. There are three separate products: ProSolver-DES ap-
plies a direct method to dense matrices, ProSolver-SES is a skyline direct solver
for sparse matrices, and ProSolver-IES is an iterative solver for general sparse
matrices using the conjugate gradient algorithm. The dense solver is expected
to achieve 35MFLOPS per node, the skyline solver 20MFLOPS per node. For
the iterative solver, which has been newly developed for the Paragon, a spe-
cial distributed matrix interface has been designed including routines for basic
manipulations of distributed matrices.
There is a collection of mathematical software developed for Intel machines
by institutions outside Intel. References to this software can be found in the
software catalog [?].
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4.6 Visualization tools
The Paragon system provides several levels of support for network-transparent,
client/server visualization. The X Window System X11 Release 5, PEX, and
Motif are included in the system software. These tools enable client applications
to run on the Paragon system and direct their output to a graphics workstation
server. Additionally, the Distributed Graphics Library (DGL) is available for
interactive graphical viewing of application results.
5 Hardware and software status, future developments
More than 25 Paragon systems have been installed to date (April 1993), one
with 512 nodes and the others with 56 to 192 nodes. The Paragon hardware and
software, however, are still under development and do not yet meet all design
goals. Two milestones for the future development are the delivery of Releases
1.0 and 1.1 of the Paragon OSF/1 operating system. Release 1.0 is the rst
commercial version and will be delivered in May, 1993 and Release 1.1 is the
rst complete version and planned for fall, 1993.
Hardware. The hardware of the Paragon is fairly complete and stable. Hard-
ware features scheduled for summer 1993 include the 32MB memory extension,
the HiPPI I/O node, and the 10MB/s SCSI-2 I/O interface.
The most important enhancement planned for 1994 will be the multiproces-
sor node which will contain four i860 application processors sharing 64{128MB
of memory. Furthermore, Intel plans to implement a fast SCSI-2 I/O interface
(20MB/s) and a special network with nodes dedicated to performance monitor-
ing.
Operating system. The operating system has been newly developed for the
Paragon and is currently not yet up to its specications. A signicant problem for
Paragon systems with 16MB node memory is the fact that the operating system
and associated buers require a large part of the memory on the compute nodes.
In the near future this amount probably cannot be reduced below 7MB. Part of
this is migrated to disk, but current experience shows that programs with more
than 10MB per node start paging.
High communication performance is currently prevented by the fact that
instead of the message processor the application processor is still used for con-
trolling the message trac. This will change in Release 1.1.
The Parallel File System will be supported in Release 1.1. Currently the
operating system provides a UFS-based emulation of the Concurrent File System
(CFS) from the iPSC/860. Files greater than 2 GB are not supported. The
asynchronous I/O calls (iread, iwrite) are provided for source compatibility, but
do not operate asynchronously. I/O in general is rather slow, as it uses Mach
IPC calls for the communication with the I/O nodes.
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The NQS batch system is supported in the current release, but the MACS
resource control and accounting system will only be available in Release 1.1.
Gang scheduling will also be supported in Release 1.1.
A Shared Virtual Memory interface for Fortran has not yet been determined.
In a future release there will be a possibility to exchange messages between
dierent programs running on a single Paragon system or running on dierent
systems connected via ethernet (Remote Message Passing).
Programming tools. Many components of the Paragon's programming envi-
ronment were developed for the predecessor systems and have been adapted for
the Paragon. The following table gives an overview of the availability of software
scheduled by Intel for 1993.
Product Release 1.0 Release 1.1
May 1993 Fall 1993
NX 
Fortran 77 
C 
C++ preprocessor 
IPD 
IPD GUI 
prof860 
iPVS 
ParaGraph 
parallel make 
BLAS 
FFT 
LAPACK 
SEGlib 
ProSolver 
DGL 
X11 Motif 
From independent software vendors, the NAG library and FORGE 90 are
available in Release 1.0. Intel's plans for 1994 include a compiler for High Per-
formance Fortran (HPF).
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